ASIC Design Engineer - Memory Cache Controller
Austin, Texas
Summary
Apple is building the world's fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with varying but simultaneous needs such as real-time, low latency, and high-bandwidth.
In this role, you will work on crafting special purpose cache and controller which is part and parcel of the SOC memory hierarchy
Key Qualifications
Development of memory systems.
Experience in RTL/micro-architecture definition.
Experience in PPA (performance/power/area) analysis.
Knowledge of dedication coherent memory system or interconnect architectures.
Strong cache design background including good understanding of different memory organizations and tradeoffs.
Knowledge of dedication memory subsystem and dram controller.
Hands on Experience with multi-processor cache coherence protocols
Description
Participate in Cache micro architecture development from specifications found from architecture guideline and model analysis.
Explore architecture trade-offs in system performance, area, and power consumption along with the performance analysis team.
Develop/debug RTL design of different sections of the cache.
Work with physical design team to close timing of the same.
Education & Experience
Bachelors Degree + 10 Years of Experience.
Apple is building the world's fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with varying but simultaneous needs such as real-time, low latency, and high-bandwidth.
In this role, you will work on crafting special purpose cache and controller which is part and parcel of the SOC memory hierarchy
Key Qualifications
Development of memory systems.
Experience in RTL/micro-architecture definition.
Experience in PPA (performance/power/area) analysis.
Knowledge of dedication coherent memory system or interconnect architectures.
Strong cache design background including good understanding of different memory organizations and tradeoffs.
Knowledge of dedication memory subsystem and dram controller.
Hands on Experience with multi-processor cache coherence protocols
Description
Participate in Cache micro architecture development from specifications found from architecture guideline and model analysis.
Explore architecture trade-offs in system performance, area, and power consumption along with the performance analysis team.
Develop/debug RTL design of different sections of the cache.
Work with physical design team to close timing of the same.
Education & Experience
Bachelors Degree + 10 Years of Experience.
Created: 2024-06-07
Reference: 200549498
Country: United States
State: Texas
City: Austin
ZIP: 78749
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Lead Electrical Engineer - Substation Design - Houston, TX (Hybrid)
Black and Veatch in Houston, Texas -
CPU Design Timing Engineer
Apple in Austin, Texas -
Graphics (GPU) RTL Design Engineer
Apple in Austin, Texas -
EMI/EMC Analysis, Design, Test and Requirements Engineer - Space Exploration Avionics Systems
Jacobs in Houston, Texas -
DDR RTL Design Engineer
Apple in Austin, Texas -
Design Verification Engineer
Apple in Austin, Texas -
GPU Physical Design Engineer
Apple in Austin, Texas -
Sr Airframe Design Engineers
Textron in Fort Worth, Texas -
Plumbing Design Engineer
Insight Global in Austin, Texas -
Circuit Design Engineer
Chipton Ross in Grand Prairie, Texas -
SerDes Circuit Design Engineer
Apple in Austin, Texas -
Physical Design Engineer
Apple in Austin, Texas -
IC Layout Design Engineer
Volt in Richardson, Texas💸 $100 - $110.00 per hour -
Physical Design Engineer
Apple in Austin, Texas -
Gas Turbine Airfoil Design Engineer
Pro Energy Services in Houston, Texas -
Transmission Design Engineer (PLS-CADD)
Leidos Holding in Irving, Texas💸 $68900.00 per year -
Design Engineering Specialist
Safran in Safran Electrical And Power, 3790 Russell, Newman Blvd 76208 Denton (tx), Texas -
Design Application Engineer
Insight Global in Carrollton, Texas -
Product Design Engineer, DCC Communities, Data Center Engineering - Electrical Solutions
Amazon in Austin, Texas -
SoC Physical Design Engineer, Electrical Analysis
Apple in Austin, Texas