CPU Design Timing Engineer
Santa Clara, California
Summary
Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!
In this role, you will be responsible for all aspects of timing including working with the implementation and RTL teams on timing changes, helping with construction/modify timing flows, timing analysis, and timing closure.
Key Qualifications
Minimum BS and 10+ years of relevant industry experience
Expertise in static timing tools and methodology including handling multiple clock and power domains, cross talk, noise, OCV, etc
Prior experience performing timing analysis in high speed digital designs such as CPUs or other similar designs
Solid understanding of physical design tools and methodology including logic synthesis, PnR, parasitic extraction, logic equivalence
Solid understanding of deep sub-micron technologies and scaling trends
Working knowledge of CPU microarchitecture including common fundamental timing paths
Knowledge about deep sub-micron technologies and scaling trends
Familiarity with CPU microarchitecture including common fundamental timing paths
Description
As the CPU Design Timing Engineer, you will be responsible for the timing closure of the project.
RESPONSIBILITIES INCLUDE BUT ARE NOT LIMITED TO
- Working with the CAD team to develop the timing flow that will be used on the project including scripting to improve analysis flows and engineer efficiency.
- Work extensively with CPU micro-architects and Implementation engineers to drive timing closure for the CPU.
Education & Experience
Minimum BS and 10+ years of relevant industry experience
Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!
In this role, you will be responsible for all aspects of timing including working with the implementation and RTL teams on timing changes, helping with construction/modify timing flows, timing analysis, and timing closure.
Key Qualifications
Minimum BS and 10+ years of relevant industry experience
Expertise in static timing tools and methodology including handling multiple clock and power domains, cross talk, noise, OCV, etc
Prior experience performing timing analysis in high speed digital designs such as CPUs or other similar designs
Solid understanding of physical design tools and methodology including logic synthesis, PnR, parasitic extraction, logic equivalence
Solid understanding of deep sub-micron technologies and scaling trends
Working knowledge of CPU microarchitecture including common fundamental timing paths
Knowledge about deep sub-micron technologies and scaling trends
Familiarity with CPU microarchitecture including common fundamental timing paths
Description
As the CPU Design Timing Engineer, you will be responsible for the timing closure of the project.
RESPONSIBILITIES INCLUDE BUT ARE NOT LIMITED TO
- Working with the CAD team to develop the timing flow that will be used on the project including scripting to improve analysis flows and engineer efficiency.
- Work extensively with CPU micro-architects and Implementation engineers to drive timing closure for the CPU.
Education & Experience
Minimum BS and 10+ years of relevant industry experience
Created: 2024-04-25
Reference: 200451526
Country: United States
State: California
City: Santa Clara
ZIP: 95054
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Synthesis & Timing Engineer
Apple in Irvine, California -
CPU Silicon Timing Correlation Engineer
Apple in Santa Clara Valley (Cupertino), California -
SoC Physical Design Engineer, STA/Timing
Apple in Sunnyvale, California -
Digital Integration & Timing Engineer
Apple in San Diego, California -
Senior Digital Integration & Timing Engineer
Apple in Sunnyvale, California -
CAD ML Timing Optimization Engineer
Apple in Sunnyvale, California -
SoC Physical Design Engineer, STA/Timing
Apple in San Diego, California -
Timing Design Engineer
Apple in Irvine, California -
Synthesis & Timing Engineer
Apple in Sunnyvale, California -
Timing Design Engineer
Apple in Santa Clara Valley (Cupertino), California -
CAD Timing Engineer
Apple in Santa Clara Valley (Cupertino), California -
CAD Engineer - Timing for Gate-Level Flows & Methodologies
Apple in Santa Clara Valley (Cupertino), California -
Digital Integration & Timing Engineer
Apple in San Diego, California -
Senior Digital Integration & Timing Engineer
Apple in Irvine, California -
Synthesis & Timing Engineer
Apple in San Diego, California -
Digital Integration & Timing Engineer
Apple in Irvine, California -
Digital Integration & Timing Engineer
Apple in Sunnyvale, California -
Synthesis & Timing Engineer
Apple in Sunnyvale, California -
Synthesis & Timing Engineer
Apple in San Diego, California -
Timing Design Engineer
Apple in San Diego, California