Senior Validation Engineer
Mountain View, California
Employer: Microsoft
Industry: Hardware Engineering
Salary: $117200 per year
Job type: Full-Time
The Artificial Intelligence Silicon Engineering team is seeking a Senior Validation Engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge AI designs that can perform complex and high-performance functions in an extremely efficient manner.
We are looking for a Senior Validation Engineer to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISOC) Silicon team. You will be part of the Post-Silicon Validation team, driving many facets of high performance, high bandwidth designs.
Microsoft's mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.
In alignment with our Microsoft values, we are committed to cultivating an inclusive work environment for all employees to positivelyimpactour culture every day.
Responsibilities:
Qualifications:
Required Qualifications:
Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here: https://careers.microsoft.com/us/en/us-corporate-pay
Microsoft will accept applications for the role until September 22, 2024.
Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form .
Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.
We are looking for a Senior Validation Engineer to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISOC) Silicon team. You will be part of the Post-Silicon Validation team, driving many facets of high performance, high bandwidth designs.
Microsoft's mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.
In alignment with our Microsoft values, we are committed to cultivating an inclusive work environment for all employees to positivelyimpactour culture every day.
Responsibilities:
- Develop validation strategy, test plans and Bring-up, Validate and Characterize high speed Ethernet and Peripheral Component Interconnect Express(PCIe) interfaces. Run protocol specific compliance tests.
- Execute content in post-silicon, triage, and debug failures.
- Apply your growth mindset to learn and adapt in a complex and dynamic environment.
- Engage with partners to drive continuous improvement to design, validation plans/collateral, and methodology to prevent, reduce, and/or find bugs sooner, more easily, or more reliably.
- Provide technical guidance, coaching, and mentorship to other engineers.
- Collaborate with and influence architects, logic designers, verification engineers, other post-silicon validators, and IP and tool providers.
- Provide technical leadership with respect and integrity.
- Apply your experience towards pre-silicon verification plans, tests, and debug of your area.
- Other
- Embody our Culture and Values
Qualifications:
Required Qualifications:
- 7+ years of related technical engineering experience
- OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience or internship experience
- OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience or internship experience
- OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
- 6+ years of experience in pre-silicon and post-silicon validation with a proven track record of delivering high performance Central Processing Unit (CPU), Vector processors and Graphics Processing Unit (GPU's) or relevant experience.
- Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
- Applied understanding of Computer Architecture and System on Chi(SoC) validation principles, including:
- Broad understanding of SoC subsystem, SoC system level, and platform level functionality.
- Writing scripts/software with industry standard languages such as Python or C/C++. Experience in Matlab a plus.
- Hands-on experience with electrical compliance test on latest Ethernet, PCIe and other SerDes interfaces involving both Non Return To Zero(NRZ) and Pulse Amplitude Modulation with 4 levels(PAM4). Experience with relevant test equipment such as Bit Error Ratio Test(BERT) Scopes, traffic generators and protocol analyzers.
- Hands-on experience with debugging complex Electrical and Signal-Integrity issues for high speed serdes.
- Worked on fully characterizing Serdes interfaces and generating compliance reports.
- Experience in training links, and optimizing settings to get robust channel performance.
- Understanding of Ethernet standards.
- Developed characterization automation software, incorporating required characterization equipment and fixtures.
Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here: https://careers.microsoft.com/us/en/us-corporate-pay
Microsoft will accept applications for the role until September 22, 2024.
Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form .
Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.
Created: 2024-09-18
Reference: 1737626
Country: United States
State: California
City: Mountain View
Similar jobs:
-
Senior RFIC Design Validation Test Engineer
Apple in San Diego, California -
Touch HW EE Validation Engineer
Apple in Cupertino, California -
Software Engineer, Update Systems Validation
Tesla Motors in Palo Alto, California -
Release Validation FCS Software QA Engineer
Apple in San Diego, California -
Silicon & Systems Validation Engineer, AP Hardware
Tesla Motors in Palo Alto, California -
Silicon Validation Engineer
Apple in Santa Clara Valley (Cupertino), California -
Wireless RF Compliance Validation Engineer
Apple in Cupertino, California -
Silicon Validation Software Engineer: Embedded and Low-level Programming
Apple in San Diego, California -
Software Development Engineer in Test - Platform System Validation
Apple in San Diego, California -
Silicon Validation Software Engineer: Embedded and Low-level Programming
Apple in Cupertino, California -
Silicon Validation Engineer
Apple in Santa Clara Valley (Cupertino), California -
Validation Engineer- Cell Gene Therapy
Azzur Group in Los Angeles, California -
Touch HW EE Validation Engineer
Apple in Cupertino, California -
RF Cellular Transceiver Validation Engineer
Apple in San Diego, California -
Silicon Validation Software Engineer: Embedded and Low-level Programming
Apple in Cupertino, California -
Senior E/E & Semiconductor Engineer - Silicon Validation (SiVal) Engineer
Capgemini in Santa Clara, California -
Hardware Validation Engineer
Apple in Sunnyvale, California -
Silicon Validation Software Engineer- ISP Validation
Apple in Cupertino, California -
Senior Wireless Systems PHY Integration and Validation Engineer
Apple in San Diego, California -
Wireless Silicon Validation Engineer
Apple in Santa Clara Valley (Cupertino), California