Cellular SOC Design Verification Engineer - Entry Level
Sunnyvale, California
Summary
Do you have a passion for invention and self-challenge? This position gives you an opportunity to be a part of one of the most cutting edge and key projects that Apple's Silicon Engineering Group has embarked upon to-date. As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing state-of-the-art Cellular SoCs!
You will have the opportunity to contribute to the verification effort of a set of complex SOCs delivering the Cellular solution. You will integrate multiple sophisticated IP level DV environments, craft highly reusable best-in-class UVM based test bench, implement effective coverage driven and directed test suites, deploy new tools and methodologies to deliver chips that are right-first-time. By collaborating with other product development groups across Apple, you can push the industry boundaries of what cellular systems can do and improve the product experience for our customers across the world!
Description
Through this experience, you will learn all aspects of a large scale SOC design, Complex verification test benches, different types of SOC architectures, multiple high speed protocols, industry-standard low power architecture, best in class DV methodology, verification on accelerated platforms, knowledge on Cellular protocol, FW- HW interactions, complexities of multi-chip SOC debug architecture, etc.
Do you have a passion for invention and self-challenge? This position gives you an opportunity to be a part of one of the most cutting edge and key projects that Apple's Silicon Engineering Group has embarked upon to-date. As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing state-of-the-art Cellular SoCs!
You will have the opportunity to contribute to the verification effort of a set of complex SOCs delivering the Cellular solution. You will integrate multiple sophisticated IP level DV environments, craft highly reusable best-in-class UVM based test bench, implement effective coverage driven and directed test suites, deploy new tools and methodologies to deliver chips that are right-first-time. By collaborating with other product development groups across Apple, you can push the industry boundaries of what cellular systems can do and improve the product experience for our customers across the world!
Description
Through this experience, you will learn all aspects of a large scale SOC design, Complex verification test benches, different types of SOC architectures, multiple high speed protocols, industry-standard low power architecture, best in class DV methodology, verification on accelerated platforms, knowledge on Cellular protocol, FW- HW interactions, complexities of multi-chip SOC debug architecture, etc.
Created: 2024-10-12
Reference: 200573140
Country: United States
State: California
City: Sunnyvale
ZIP: 95002
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Design Verification Engineer
Apple in Cupertino, California -
Design Verification Engineer
Apple in Cupertino, California -
Design Verification Engineer
Apple in San Diego, California -
Design Verification Engineer
Apple in San Diego, California -
Wireless Design Verification Engineer
Apple in Sunnyvale, California -
CPU Design Verification Engineer
Apple in Santa Clara, California -
CPU Memory Subsystem Verification Engineer
Apple in Santa Clara, California -
PHY Design Verification Engineer
Apple in Sunnyvale, California -
ASIC Design Verification Engineer, Project Kuiper
Amazon in San Diego, California💸 $129800 per year -
Design Verification Engineer
Apple in Cupertino, California -
CPU Processor Performance Verification Engineer
Apple in Santa Clara, California -
Design Verification Engineer
Apple in Cupertino, California -
Formal Verification Engineer
Apple in Santa Clara, California -
Design Verification Engineer
Apple in Cupertino, California -
Senior Design Verification Engineer
Microsoft in Mountain View, California💸 $117200 per year -
Senior Design Verification Engineer
Microsoft in Mountain View, California💸 $117200 per year -
CPU DFT Verification Engineer
Apple in Santa Clara, California -
Design Verification Engineer
Apple in Cupertino, California -
Design Verification Engineer
Meta in Sunnyvale, California -
Silicon Verification Engineer 2
Experis in Mountain View, California💸 $52 per hour