Design Verification Engineer
Cupertino, California
Summary
At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for an outstandingly hardworking design verification engineer. As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day.
This role is for a digital-focused DV engineer who will enable us to produce fully functional first silicon for IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
Description
In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are encouraged to develop detailed test and coverage plans based on the micro-architecture You are responsible for developing verification methodology suitable for the IP, ensuring a scalable and portable environment. You will get to develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage.
Furthermore, you will learn to develop verification plans for all features under your care, execute verification plans, including design bring-up, DV environment bring- up, regression enabling all features under your care, and debug of the test failures. You will also learn to develop block, IP and SoC level test-benches track and report DV progress using a variety of metrics, including bugs and coverage.
At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for an outstandingly hardworking design verification engineer. As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day.
This role is for a digital-focused DV engineer who will enable us to produce fully functional first silicon for IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
Description
In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are encouraged to develop detailed test and coverage plans based on the micro-architecture You are responsible for developing verification methodology suitable for the IP, ensuring a scalable and portable environment. You will get to develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage.
Furthermore, you will learn to develop verification plans for all features under your care, execute verification plans, including design bring-up, DV environment bring- up, regression enabling all features under your care, and debug of the test failures. You will also learn to develop block, IP and SoC level test-benches track and report DV progress using a variety of metrics, including bugs and coverage.
Created: 2024-10-05
Reference: 200571352
Country: United States
State: California
City: Cupertino
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Design Verification Engineer
Apple in Cupertino, California -
Design Verification Engineer
Apple in Cupertino, California -
Design Verification Engineer
Apple in San Diego, California -
Design Verification Engineer
Apple in San Diego, California -
Wireless Design Verification Engineer
Apple in Sunnyvale, California -
CPU Design Verification Engineer
Apple in Santa Clara, California -
CPU Memory Subsystem Verification Engineer
Apple in Santa Clara, California -
PHY Design Verification Engineer
Apple in Sunnyvale, California -
ASIC Design Verification Engineer, Project Kuiper
Amazon in San Diego, California💸 $129800 per year -
Design Verification Engineer
Apple in Cupertino, California -
CPU Processor Performance Verification Engineer
Apple in Santa Clara, California -
Design Verification Engineer
Apple in Cupertino, California -
Formal Verification Engineer
Apple in Santa Clara, California -
Cellular SOC Design Verification Engineer - Entry Level
Apple in Sunnyvale, California -
Senior Design Verification Engineer
Microsoft in Mountain View, California💸 $117200 per year -
Senior Design Verification Engineer
Microsoft in Mountain View, California💸 $117200 per year -
CPU DFT Verification Engineer
Apple in Santa Clara, California -
Design Verification Engineer
Apple in Cupertino, California -
Design Verification Engineer
Meta in Sunnyvale, California -
Silicon Verification Engineer 2
Experis in Mountain View, California💸 $52 per hour