Formal Verification Engineer
Austin, Texas
Summary
Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices.
Learn from the best Formal Verification team in the world and acquire experience being at the center of a System-on-a-chip (SoC) design verification effort collaborating with design. Are you passionate about changing the world? We have a critical impact on getting high quality functional products to millions of customers quickly.
Key Qualifications
Interest in learning and becoming an expert in SoC/CPU/GPU/Cellular designs, VLSI, and digital logic design and verification techniques
Detail oriented mindset and desire to overcome challenges is required.
Description
As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Cellular and Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power management subsystems, etc.), you will be responsible for:
- Working with Apple Silicon's world-class SOC and IP design engineers to develop a formal micro-architecture specification
- Developing comprehensive formal verification test plan
- Proving properties of the design, finding design bugs, and working closely with design teams to help improve the micro-architecture
- Crafting novel and creative solutions for verifying complex design micro-architectures
- Developing and implementing re-usable and optimized formal models and verification code base
- Architecting correct-by-construction design methodologies for improved formal verification efficiency and productivity.
Education & Experience
BS and a minimum of 3 years relevant industry experience
Additional Requirements
Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices.
Learn from the best Formal Verification team in the world and acquire experience being at the center of a System-on-a-chip (SoC) design verification effort collaborating with design. Are you passionate about changing the world? We have a critical impact on getting high quality functional products to millions of customers quickly.
Key Qualifications
Interest in learning and becoming an expert in SoC/CPU/GPU/Cellular designs, VLSI, and digital logic design and verification techniques
Detail oriented mindset and desire to overcome challenges is required.
Description
As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Cellular and Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power management subsystems, etc.), you will be responsible for:
- Working with Apple Silicon's world-class SOC and IP design engineers to develop a formal micro-architecture specification
- Developing comprehensive formal verification test plan
- Proving properties of the design, finding design bugs, and working closely with design teams to help improve the micro-architecture
- Crafting novel and creative solutions for verifying complex design micro-architectures
- Developing and implementing re-usable and optimized formal models and verification code base
- Architecting correct-by-construction design methodologies for improved formal verification efficiency and productivity.
Education & Experience
BS and a minimum of 3 years relevant industry experience
Additional Requirements
- - Formal Method or Formal Verification technologies experience and abstraction techniques
- - Knowledge and experience in interpreting hardware specifications and using
- - Temporal logic assertion-based languages such as SVA or PSL
- - Experience in using EDA formal tools and tool development experience is a plus
- - Proficiency in any scripting language with excellent debugging skills
- - Extraordinary teammate with excellent interpersonal skills
- - Passionate about developing world-class/innovative formal verification solutions
Created: 2024-06-29
Reference: 200458742
Country: United States
State: Texas
City: Austin
ZIP: 78749
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
System Verification and Validation Engineer - Space Systems
Oceaneering in Houston, Texas -
Design Verification Engineer
Apple in Austin, Texas -
SoC Verification Engineer
ARM in Austin, Texas -
Cellular SOC Design Verification Engineer
Apple in Austin, Texas -
Design Verification Engineer
Apple in Austin, Texas -
Sr. ASIC Design Verification Engineer
Amazon in Austin, Texas💸 $127300 per year -
2024 ASIC Formal Verification Engineer Intern, Annapurna Labs
Amazon in Austin, Texas -
Design Verification Engineer, Annapurna Labs
Amazon in Austin, Texas💸 $151300 per year -
Design Verification Engineer
Apple in Austin, Texas -
Cellular SOC Design Verification Engineer - Entry Level
Apple in Austin, Texas -
SoC I/O Subsystem Verification Engineer
ARM in Austin, Texas -
System Verification and Validation Engineer
Jacobs in Houston, Texas -
Principal Design Verification Engineer - PCIe
ARM in Austin, Texas -
CPU Verification Engineer
IBM in Austin, Texas -
Graphics Verification Workflow Engineer
Apple in Austin, Texas -
Sr. DFT Verification Engineer, Dojo
Tesla Motors in Austin, Texas -
CPU Top Level Verification Engineer
Apple in Austin, Texas -
Design Verification Engineer - Coherent Interconnect
ARM in Austin, Texas -
CPU Top Level Verification Engineer
Apple in Austin, Texas -
SOC Design Verification Engineer, Self-Driving
Tesla Motors in Austin, Texas