FPGA RTL Design Engineer III
Hillsboro, Oregon
Employer: Compunnel
Industry:
Salary: Competitive
Job type: Part-Time
Job Description:
The hire will be involved in deep sub-micron IC logic and VLSI design, validation, development, developing, verifying, and validating competitive solutions with Client's PROM circuit technology for use in mobile, IOT, client, network, and server segments. Job responsibilities include RTL design and validation for Fuse Soft IP, developing tests for designs and validating PROM Sub-system, IP, and Controller designs, identifying potential design limitations and bugs that can impact design margin and component yield. Provides Post-Si support, including but not limited to characterization, test definition, debugging product returns as well as reviewing and dispositioning results.
Behavior traits:
Clear documentation and communication skills: thorough, concise, effective documentation of logic design, verification and testing is expected, as well as IP integration support to SoC customers, timely communication, and careful consideration of customer requests.
Minimum qualifications: (must have)
Bachelorâs degree in electrical engineering with 3+ experience or masterâs degree in electrical engineering or related field with 2+ year experience.
Experience in Logic design, validation, and testing, including but not limited to:
Micro-architecture definition of design features, test plan creation and functional verification.
Effective behavioral modeling and testing of circuits in Verilog and System Verilog, as well as logical equivalence verification between Schematic and Verilog models.
UPF (Unified Power Format) creation using low power techniques and handling multiple power domain design.
Knowledge of Clock Domain Crossing, Design for Test, Register Description Language.
Experience in test bench creation to generate test patterns and vectors.
Experience with FEV (Formal Equivalence Verification) and GLS (Gate Level Simulations)
Preferred qualifications:
Solid understanding of state machines and industry-standard protocols such as JTAG
Knowledge of UVM and OVM verification.
Experience in Pre-Si validation - creation of test plan, test bench & test case development, review and debug of test results, and coding assertions to prevent illegal states.
Experience in product development and testing using industry-standard tools.
Experience in scripting languages (perl, tcl, etc.) to enhance automation in design, validation and testing is recommended.
Education: Bachelors Degree
Additional client information:
The hire will be involved in deep sub-micron IC logic and VLSI design, validation, development, developing, verifying, and validating competitive solutions with Client's PROM circuit technology for use in mobile, IOT, client, network, and server segments. Job responsibilities include RTL design and validation for Fuse Soft IP, developing tests for designs and validating PROM Sub-system, IP, and Controller designs, identifying potential design limitations and bugs that can impact design margin and component yield. Provides Post-Si support, including but not limited to characterization, test definition, debugging product returns as well as reviewing and dispositioning results.
Behavior traits:
Clear documentation and communication skills: thorough, concise, effective documentation of logic design, verification and testing is expected, as well as IP integration support to SoC customers, timely communication, and careful consideration of customer requests.
Minimum qualifications: (must have)
Bachelorâs degree in electrical engineering with 3+ experience or masterâs degree in electrical engineering or related field with 2+ year experience.
Experience in Logic design, validation, and testing, including but not limited to:
Micro-architecture definition of design features, test plan creation and functional verification.
Effective behavioral modeling and testing of circuits in Verilog and System Verilog, as well as logical equivalence verification between Schematic and Verilog models.
UPF (Unified Power Format) creation using low power techniques and handling multiple power domain design.
Knowledge of Clock Domain Crossing, Design for Test, Register Description Language.
Experience in test bench creation to generate test patterns and vectors.
Experience with FEV (Formal Equivalence Verification) and GLS (Gate Level Simulations)
Preferred qualifications:
Solid understanding of state machines and industry-standard protocols such as JTAG
Knowledge of UVM and OVM verification.
Experience in Pre-Si validation - creation of test plan, test bench & test case development, review and debug of test results, and coding assertions to prevent illegal states.
Experience in product development and testing using industry-standard tools.
Experience in scripting languages (perl, tcl, etc.) to enhance automation in design, validation and testing is recommended.
Education: Bachelors Degree
Additional client information:
Created: 2024-05-02
Reference: SINDC4878839
Country: United States
State: Oregon
City: Hillsboro
ZIP: 97006
Similar jobs:
-
Lead Substation Design Electrical Engineer - Tualatin, OR (Hybrid)
Black and Veatch in Tualatin, Oregon -
SRAM Circuit Design Engineer
Apple in Beaverton, Oregon -
Timing Design Engineer
Apple in Beaverton, Oregon -
RTL Design Engineer
Apple in Beaverton, Oregon -
Sr. Design Engineer
Insight Global in Hillsboro, Oregon -
SoC Physical Design Engineer, STA/Timing
Apple in Beaverton, Oregon -
CPU Design Verification Engineer
Apple in Beaverton, Oregon -
Instrumentation & Controls Design Engineer - Remote to the Western US
Jacobs in Corvallis, Oregon -
SoC Physical Design Engineer, STA/Timing
Apple in Beaverton, Oregon -
Instrumentation & Controls Design Engineer
Jacobs in Portland, Oregon -
CPU Design Verification Engineer
Apple in Beaverton, Oregon -
Design Verification Engineer
Apple in Beaverton, Oregon -
Project Design Elec. Engineer, Fleet Remediation Engineering
Amazon in Hermiston, Oregon💸 $114300 per year -
RTL Design Engineer
Apple in Beaverton, Oregon -
SoC Physical Design Engineer, STA/Timing
Apple in Beaverton, Oregon -
Junior to Mid-Level Geotechnical Design Engineer - Remote (West/MidWest)
Jacobs in Portland, Oregon💸 $68800 - $90300 per year -
CPU Microprocessor Design Engineer
Apple in Beaverton, Oregon -
Design Verification Engineer
Apple in Beaverton, Oregon -
Physical Design Engineer
Apple in Beaverton, Oregon -
Telecom Design Lead Engineer (Portland, OR)
Jacobs in Portland, Oregon