Timing Design Engineer
Beaverton, Oregon
Summary
At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a results-oriented and extraordinarily talented Timing Design Engineer. As a member of our multifaceted group, you will have the outstanding and rewarding opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every day.
In this role, you will be at the center of a PHY design effort collaborating with architecture, CAD, logic design teams, with a critical impact on delivering outstanding PHY designs. You will be directly involved in timing closure and/or physical designs of outstanding PHY design.
Key Qualifications
Preferred relevant experience in Physical Design experience on high PHY and/or SOC designs
Deep knowledge of industry standards and practices in Timing closures, Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route Experience in developing and implementing STA constraints
Deep understanding of all aspects of Timing flow, Physical construction, Integration and Physical Verification
Confirmed knowledge of Basic SoC Architecture and HDL languages like Verilog to collaborate with our logic design team for timing fixes
Experienced user of industry standard Timing, Physical Design and Synthesis tools
Deep Understanding of scripting languages such as Perl/Tcl
Description
As a Timing Design engineer you will be involved with all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Generate block level static timing constraints. Close timing on critical blocks by working with RTL, PD teams. Develop and validate high performance low power clock network guidelines. Perform Timing optimization and implement the design for functionality. Generate and Implement ECOs to fix timing etc. Run Timing verification flow at chip/block level and provide guidelines to fix violations to other designers and/or perform the fixes. Participate in establishing CAD and physical design methodologies for accurate by construction designs. Assist in flow development for chip integration.
Education & Experience
BS degree in technical discipline with minimum 10 years of relevant experience.
Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a results-oriented and extraordinarily talented Timing Design Engineer. As a member of our multifaceted group, you will have the outstanding and rewarding opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every day.
In this role, you will be at the center of a PHY design effort collaborating with architecture, CAD, logic design teams, with a critical impact on delivering outstanding PHY designs. You will be directly involved in timing closure and/or physical designs of outstanding PHY design.
Key Qualifications
Preferred relevant experience in Physical Design experience on high PHY and/or SOC designs
Deep knowledge of industry standards and practices in Timing closures, Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route Experience in developing and implementing STA constraints
Deep understanding of all aspects of Timing flow, Physical construction, Integration and Physical Verification
Confirmed knowledge of Basic SoC Architecture and HDL languages like Verilog to collaborate with our logic design team for timing fixes
Experienced user of industry standard Timing, Physical Design and Synthesis tools
Deep Understanding of scripting languages such as Perl/Tcl
Description
As a Timing Design engineer you will be involved with all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Generate block level static timing constraints. Close timing on critical blocks by working with RTL, PD teams. Develop and validate high performance low power clock network guidelines. Perform Timing optimization and implement the design for functionality. Generate and Implement ECOs to fix timing etc. Run Timing verification flow at chip/block level and provide guidelines to fix violations to other designers and/or perform the fixes. Participate in establishing CAD and physical design methodologies for accurate by construction designs. Assist in flow development for chip integration.
Education & Experience
BS degree in technical discipline with minimum 10 years of relevant experience.
Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
Created: 2024-04-25
Reference: 200458765
Country: United States
State: Oregon
City: Beaverton
ZIP: 97225
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Lead Substation Design Electrical Engineer - Tualatin, OR (Hybrid)
Black and Veatch in Tualatin, Oregon -
SRAM Circuit Design Engineer
Apple in Beaverton, Oregon -
RTL Design Engineer
Apple in Beaverton, Oregon -
Sr. Design Engineer
Insight Global in Hillsboro, Oregon -
SoC Physical Design Engineer, STA/Timing
Apple in Beaverton, Oregon -
CPU Design Verification Engineer
Apple in Beaverton, Oregon -
FPGA RTL Design Engineer III
Compunnel in Hillsboro, Oregon -
Instrumentation & Controls Design Engineer - Remote to the Western US
Jacobs in Corvallis, Oregon -
SoC Physical Design Engineer, STA/Timing
Apple in Beaverton, Oregon -
Instrumentation & Controls Design Engineer
Jacobs in Portland, Oregon -
CPU Design Verification Engineer
Apple in Beaverton, Oregon -
Design Verification Engineer
Apple in Beaverton, Oregon -
Project Design Elec. Engineer, Fleet Remediation Engineering
Amazon in Hermiston, Oregon💸 $114300 per year -
RTL Design Engineer
Apple in Beaverton, Oregon -
SoC Physical Design Engineer, STA/Timing
Apple in Beaverton, Oregon -
Junior to Mid-Level Geotechnical Design Engineer - Remote (West/MidWest)
Jacobs in Portland, Oregon💸 $68800 - $90300 per year -
CPU Microprocessor Design Engineer
Apple in Beaverton, Oregon -
Design Verification Engineer
Apple in Beaverton, Oregon -
Physical Design Engineer
Apple in Beaverton, Oregon -
Telecom Design Lead Engineer (Portland, OR)
Jacobs in Portland, Oregon