RTL Design Engineer, Silicon
Mountain View, California
Employer: Google
Industry: Hardware Engineering
Salary: Competitive
Job type: Full-Time
Minimum qualifications:
Preferred qualifications:
About the job
Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
The US base salary range for this full-time position is $150,000-$223,000 bonus equity benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google .
Responsibilities
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 5 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.
- 5 years of experience with IP Development or Integration.
- Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques.
- Experience with a scripting language like Perl or Python.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science.
- Experience with ASIC design methodologies for clock domain checks, reset checks and low power design.
- Experience with FPGA and emulation platforms.
- Experience with high performance and energy efficient design techniques.
- Experience with ASIC Verification or DFT.
- Knowledge in Processor Cores, Buses/Fabric/NoC, Debug/Trace, Interrupts, or Clocks/Reset.
About the job
Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
The US base salary range for this full-time position is $150,000-$223,000 bonus equity benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google .
Responsibilities
- Manage micro-architecture definition for a subsystem/ASIC.
- Perform integration of internal or external IP.
- Perform RTL coding, function/performance simulation debug, and Lint/CDC/FV/UPF checks.
- Participate in synthesis, timing/power closure, and FPGA/silicon bring-up.
- Participate in test plan and coverage analysis of the sub-system and chip-level verification.
Created: 2024-09-11
Reference: 104696424309891782
Country: United States
State: California
City: Mountain View
Similar jobs:
-
Silicon Prototyping Emulation Engineer
Meta in Sunnyvale, California -
Silicon photonics / Optical packaging engineer
Apple in Santa Clara, California -
Silicon & Systems Validation Engineer, AP Hardware
Tesla Motors in Palo Alto, California -
Silicon Validation Engineer
Apple in Santa Clara Valley (Cupertino), California -
Silicon Validation Software Engineer: Embedded and Low-level Programming
Apple in San Diego, California -
CPU Silicon Validation Engineer
Apple in Santa Clara, California -
Senior Staff Silicon Engineer
Google in Mountain View, California -
Silicon Technology and Architecture Engineer, Augmented Reality
Google in Mountain View, California -
Internship, Thermal Mechanical Design Engineer, Silicon Development (Winter/Spring 2025)
Tesla Motors in Palo Alto, California -
Apple Silicon GPU Driver Engineer/Scheduler
Apple in Cupertino, California -
CPU Silicon Timing Correlation Engineer
Apple in Cupertino, California -
Silicon Validation Engineer
Apple in Santa Clara Valley (Cupertino), California -
ASIC Engineer, Infra Silicon
Meta in Menlo Park, California -
Internship, Hardware Design Engineer, Silicon Development (Winter/Spring 2025)
Tesla Motors in Palo Alto, California -
ASIC Engineer, Infra Silicon
Meta in Menlo Park, California -
Silicon Validation Software Engineer: Embedded and Low-level Programming
Apple in Cupertino, California -
Senior E/E & Semiconductor Engineer - Silicon Validation (SiVal) Engineer
Capgemini in Santa Clara, California -
Silicon Validation Software Engineer- ISP Validation
Apple in Cupertino, California -
Wireless Silicon Validation Engineer
Apple in Santa Clara Valley (Cupertino), California -
Embedded Software Engineer, Machine Learning Runtime, Silicon
Google in Mountain View, California