Silicon Validation Engineer

Summary
Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other's ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It's the diversity of our people and their thinking that inspires the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you'll do more than join something - you'll add something.



Description
Responsible for handling and completing the post silicon validation and characterization test plans across Process, Voltage and Temperature (PVT). Debug various issues encountered along the way such as setup artifacts, test code, logic bugs, and physical design debugs. Understand new chip features and define coverage applicable to test environment. Execute a validation test on large volume and analyze results such as pass, failure, artifacts and surprises. Responsible for being the first line of defense for failure isolation, and work with domain experts to define debugs and come up with a root cause. Assist in driving a fix for the root cause. Maintain and create automation scripts and flows for self-consumption. Summarize debugs and analyze along the line of improvements in both DFX features and test coverage!

---