ASIC Design Engineer - Fabric/Interconnect
Santa Clara, California
Summary
Imagine what you could do here. At Apple, phenomenal ideas have a way of becoming phenomenal products, services, and customer experiences very quickly.
Apple is owning the charge in dedication mobile computing with innovative SOC's announced with each of its revolutionary new product offerings. At the core of all Apple mobile SOC's, is an on-chip system interconnect bus that supplies the SOC agents with their requested load and store data from on chip and off chip memories. With every generation the max bandwidth, the lowest latency, the lowest area, and lowest power requirements are more exacting and require sophisticated planning in order to achieve on Apple's schedules!
Be part of the team creating the architecture and design for the on-chip system interconnect bus for next generation Apple SOC's!
Key Qualifications
Extensive experience in front-end ASIC RTL digital logic design using Verilog or System Verilog
Tight-knit collaboration skills with excellent written and verbal communication skills.
Familiar with multiple power domains, multiple clock domains and asynchronous interfaces.
Strong understanding of flow control, arbitration, on-chip interconnects, QoS, topology, and performance analysis
Experience implementation tasks such as synthesis, timing, area/power analysis, linting, CDC/RDC, logic equivalence checks.
Power and clock management designs desirable
Familiarity on flow automation scripts using Perl, Python, Makefile and shell scripts
Experience in ASIC IP development using extensive flow automation a plus
Description
As a member of the SoC Design team, you will be responsible for the following:
- Analyze architectural requirements of next generation of on-chip fabric and define scalable interconnect components
- Coding high-quality RTL, with embedded assertions and cover points.
- Writing detailed micro-architectural specifications.
- Work with multi-functional team to define and implement logic IP.
- Collaborating with multi-functional teams to explore solutions to improve performance while minimizing power and area.
- Working closely with design verification and formal verification teams to debug and verify functionality and performance.
Education & Experience
Bachelors degree + 10 years of industry experience is required.
Imagine what you could do here. At Apple, phenomenal ideas have a way of becoming phenomenal products, services, and customer experiences very quickly.
Apple is owning the charge in dedication mobile computing with innovative SOC's announced with each of its revolutionary new product offerings. At the core of all Apple mobile SOC's, is an on-chip system interconnect bus that supplies the SOC agents with their requested load and store data from on chip and off chip memories. With every generation the max bandwidth, the lowest latency, the lowest area, and lowest power requirements are more exacting and require sophisticated planning in order to achieve on Apple's schedules!
Be part of the team creating the architecture and design for the on-chip system interconnect bus for next generation Apple SOC's!
Key Qualifications
Extensive experience in front-end ASIC RTL digital logic design using Verilog or System Verilog
Tight-knit collaboration skills with excellent written and verbal communication skills.
Familiar with multiple power domains, multiple clock domains and asynchronous interfaces.
Strong understanding of flow control, arbitration, on-chip interconnects, QoS, topology, and performance analysis
Experience implementation tasks such as synthesis, timing, area/power analysis, linting, CDC/RDC, logic equivalence checks.
Power and clock management designs desirable
Familiarity on flow automation scripts using Perl, Python, Makefile and shell scripts
Experience in ASIC IP development using extensive flow automation a plus
Description
As a member of the SoC Design team, you will be responsible for the following:
- Analyze architectural requirements of next generation of on-chip fabric and define scalable interconnect components
- Coding high-quality RTL, with embedded assertions and cover points.
- Writing detailed micro-architectural specifications.
- Work with multi-functional team to define and implement logic IP.
- Collaborating with multi-functional teams to explore solutions to improve performance while minimizing power and area.
- Working closely with design verification and formal verification teams to debug and verify functionality and performance.
Education & Experience
Bachelors degree + 10 years of industry experience is required.
Created: 2024-09-05
Reference: 200551837
Country: United States
State: California
City: Santa Clara
ZIP: 95054
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Senior RFIC Design Validation Test Engineer
Apple in San Diego, California -
Solar Array Design Engineer
Redwire Space in Goleta, California💸 $122000 - $183000 per year -
Design Verification Engineer, Hardware Compute Group
Amazon in Sunnyvale, California💸 $129800 per year -
ASIC Design and Integration Engineer
Apple in Santa Clara Valley (Cupertino), California -
Design Integration Engineer
Apple in Irvine, California -
Advanced Package Design Engineer
Apple in San Diego, California -
Electrical Engineer (RF, HW/SW Design)
DCS Corporation in Point Mugu, California💸 $113588 - $150000 per year -
Product Design Engineer - Soft Goods
Apple in Cupertino, California -
ASIC Digital Design Engineer Lead
Apple in San Diego, California -
Sr. PHY Design Verification Engineer
Apple in Sunnyvale, California -
R&T Design Engineer 2
Safran in Huntington Beach, California💸 $66560 - $103790 per year -
PLL Design Engineer
Apple in Santa Clara Valley (Cupertino), California -
ASIC Design Engineer, Hardware Compute Group
Amazon in Sunnyvale, California💸 $115400 per year -
Design Engineer
State Of California in Sacramento, California -
Sr. Mechanical Design Engineer, Automated Test Equipment, Tesla Bot
Tesla Motors in Palo Alto, California💸 $80000 - $300000 per year -
IC Package Design Engineer
Apple in San Diego, California -
CPU Physical Design Methodology and Optimization Engineer
Apple in Santa Clara, California -
Design Engineer II
Senior Plc in Burbank, California -
Senior Design Engineer
Microsoft in Mountain View, California💸 $117200 per year -
Mechanical Design Engineer, Electrical Distribution, Semi
Tesla Motors in Palo Alto, California💸 $80000 - $300000 per year