ASIC Design Engineer - Neural Engine DMA
Cupertino, California
Summary
Do you love crafting elegant solutions to highly sophisticated challenges? As part of our Hardware Technologies group, you'll help design our next-generation, high-performance, power-efficient system-on-chips (SoCs). You will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions! Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, we will enable our customers to do all the things they love with their devices!
In this highly transparent role, you will be at the center of the Pixel IP design effort to accelerate machine learning applications. You will collaborate with all teams, making a critical impact getting functional products to millions of customers quickly.
Key Qualifications
Experience in SoC front-end ASIC RTL digital logic design using Verilog or System Verilog.
Experience working multi-functionally with architecture, design, and verification teams to specify, design, and debug designs.
Experience in front-end implementation tasks such as synthesis, timing, area/power analysis, linting, and logic equivalence checks.
Tight-knit collaboration skills with excellent written and verbal communication skills.
Strong understanding of flow control, arbitration, address translation, caching, on-chip interconnects, and performance analysis.
Prefer previous experience designing dedication DMA engines, multimedia IPs (especially AI/ML applications), data storage, memory controllers, networking, image processing, interconnects, and/or low power design.
Prefer familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB), and relevant scripting languages (Python, Perl, TCL).
Description
As an ASIC Design Engineer in the Pixel IP DMA team, you will work closely with architecture, design, and verification teams to build dedication and low power DMA engines. Apply your knowledge of flow control, arbitration, cache design, compression, pipelining, sequencers, and other techniques to coordinate moving large amounts of data between the memory subsystem and the Apple Neural Engine Core (ANE).
In this front-end design role, your tasks will include:
- Coding high-quality RTL, with embedded assertions and cover points.
- Writing detailed micro-architectural specifications.
- Collaborating with multi-functional teams to explore solutions that improve performance while minimizing power and area.
- Working closely with design verification and formal verification teams to debug and verify functionality and performance.
- Working independently and handle deliverables to align with the project goals and support multi-functional engineering efforts.
Education & Experience
Bachelor's degree + 10 Years of Experience
Do you love crafting elegant solutions to highly sophisticated challenges? As part of our Hardware Technologies group, you'll help design our next-generation, high-performance, power-efficient system-on-chips (SoCs). You will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions! Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, we will enable our customers to do all the things they love with their devices!
In this highly transparent role, you will be at the center of the Pixel IP design effort to accelerate machine learning applications. You will collaborate with all teams, making a critical impact getting functional products to millions of customers quickly.
Key Qualifications
Experience in SoC front-end ASIC RTL digital logic design using Verilog or System Verilog.
Experience working multi-functionally with architecture, design, and verification teams to specify, design, and debug designs.
Experience in front-end implementation tasks such as synthesis, timing, area/power analysis, linting, and logic equivalence checks.
Tight-knit collaboration skills with excellent written and verbal communication skills.
Strong understanding of flow control, arbitration, address translation, caching, on-chip interconnects, and performance analysis.
Prefer previous experience designing dedication DMA engines, multimedia IPs (especially AI/ML applications), data storage, memory controllers, networking, image processing, interconnects, and/or low power design.
Prefer familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB), and relevant scripting languages (Python, Perl, TCL).
Description
As an ASIC Design Engineer in the Pixel IP DMA team, you will work closely with architecture, design, and verification teams to build dedication and low power DMA engines. Apply your knowledge of flow control, arbitration, cache design, compression, pipelining, sequencers, and other techniques to coordinate moving large amounts of data between the memory subsystem and the Apple Neural Engine Core (ANE).
In this front-end design role, your tasks will include:
- Coding high-quality RTL, with embedded assertions and cover points.
- Writing detailed micro-architectural specifications.
- Collaborating with multi-functional teams to explore solutions that improve performance while minimizing power and area.
- Working closely with design verification and formal verification teams to debug and verify functionality and performance.
- Working independently and handle deliverables to align with the project goals and support multi-functional engineering efforts.
Education & Experience
Bachelor's degree + 10 Years of Experience
Created: 2024-06-06
Reference: 200549158
Country: United States
State: California
City: Cupertino
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Senior Microelectronics Hardware Design Engineer
Leidos Holding in San Diego, California💸 $122200.00 per year -
Senior RFIC Design Validation Test Engineer
Apple in San Diego, California -
Design Verification Engineer, Hardware Compute Group
Amazon in Sunnyvale, California💸 $129800 per year -
ASIC Design and Integration Engineer
Apple in Santa Clara Valley (Cupertino), California -
Advanced Package Design Engineer
Apple in San Diego, California -
SoC Design Engineer
Google in Sunnyvale, California -
Connectivity RF Hardware Design Engineer
Meta in Sunnyvale, California -
ASIC Digital Design Engineer Lead
Apple in San Diego, California -
Design Verification Engineer
Meta in Sunnyvale, California -
Sr. PHY Design Verification Engineer
Apple in Sunnyvale, California -
PLL Design Engineer
Apple in Santa Clara Valley (Cupertino), California -
Electrical Engineer - Auto Electrical Control Unit Circuit Design
Akkodis in Santa ClaraÎle, California💸 $85.00 - $90.00 per hour -
Physical Design Methodology CAD Engineer
Apple in Santa Clara, California -
iPhone Touch Sensing Design Engineer
Apple in San Diego, California -
Manufactuirng Design Engineer (MDE) - Home
Apple in Cupertino, California -
System Product Design Engineer
Apple in Sunnyvale, California -
Antenna Design Engineer
Google in Mountain View, California💸 $122000 - $178000 per year -
Design Verification Engineer
Apple in San Diego, California -
ASIC Design and Integration Engineer
Apple in Santa Clara, California -
Design Verification Engineer, Multimedia, Silicon
Google in Mountain View, California