SOC Verification Engineer
Sunnyvale, California
Summary
Would you like to join Apple's growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering.
The SOC Verification Engineer will be responsible for pre-silicon RTL verification of block, and top level SOC. With deep understanding of SOC architecture and meticulous attention to details, you will interact with all disciplines to develop reusable testbench and verification environment deploying the latest methodology with metric driven verification.
Key Qualifications
3+ years of verification experience.
Solid fundamentals in Verilog and System Verilog for verification.
Basic knowledge of UVM methodology.
Solid verification skills in problem solving and debugging.
Experience with Constrained Random testing is a plus.
Good understanding of overall verification flow.
Knowledge of industry standard interfaces like I2C, UART, SPI.
Understanding and usage of System Verilog Assertion (SVA)
Programing experience in C
Experience writing scripts in languages such as Perl or Python a plus.
Should be great teammate with excellent communication skills and desire to take on diverse challenges.
Description
- Understand details of microarchitecture and build block / chip level testbench using best-in-class verification methodology.
- Create verification plan from specification and in coordination with architects.
- Generate directed and ingenuous constrained random tests.
- Create/analyze coverage model and enhance testbench/test to increase coverage.
- Build automated flows for block and chip level verification.
- Debug failures, manage bug tracking, and close coverage.
- Hold detailed verification reviews and set standard for coding quality.
- Work closely with team members to improve methodology and flow.
Education & Experience
BS+ 3 years of relevant industry experience. MS preferred.
Additional Requirements
Would you like to join Apple's growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering.
The SOC Verification Engineer will be responsible for pre-silicon RTL verification of block, and top level SOC. With deep understanding of SOC architecture and meticulous attention to details, you will interact with all disciplines to develop reusable testbench and verification environment deploying the latest methodology with metric driven verification.
Key Qualifications
3+ years of verification experience.
Solid fundamentals in Verilog and System Verilog for verification.
Basic knowledge of UVM methodology.
Solid verification skills in problem solving and debugging.
Experience with Constrained Random testing is a plus.
Good understanding of overall verification flow.
Knowledge of industry standard interfaces like I2C, UART, SPI.
Understanding and usage of System Verilog Assertion (SVA)
Programing experience in C
Experience writing scripts in languages such as Perl or Python a plus.
Should be great teammate with excellent communication skills and desire to take on diverse challenges.
Description
- Understand details of microarchitecture and build block / chip level testbench using best-in-class verification methodology.
- Create verification plan from specification and in coordination with architects.
- Generate directed and ingenuous constrained random tests.
- Create/analyze coverage model and enhance testbench/test to increase coverage.
- Build automated flows for block and chip level verification.
- Debug failures, manage bug tracking, and close coverage.
- Hold detailed verification reviews and set standard for coding quality.
- Work closely with team members to improve methodology and flow.
Education & Experience
BS+ 3 years of relevant industry experience. MS preferred.
Additional Requirements
- Apple is an equal opportunity employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
Created: 2024-09-13
Reference: 200542881
Country: United States
State: California
City: Sunnyvale
ZIP: 95002
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Sr. PHY Design Verification Engineer
Apple in Sunnyvale, California -
CPU DFT Verification Engineer
Apple in Santa Clara, California -
Design Verification Engineer
Apple in Cupertino, California -
Principal Design Verification Engineer
Microsoft in Mountain View, California💸 $133600 per year -
Wireless SoC Design Verification Engineer
Apple in Sunnyvale, California -
Design Verification Engineer
Apple in San Diego, California -
ASIC Design Verification Engineer, Project Kuiper
Amazon in San Diego, California💸 $129800 per year -
Processor Power Management Verification Engineer
Apple in Santa Clara, California -
Wireless Design Verification Engineer
Apple in Sunnyvale, California -
Wireless Design Verification Engineer
Apple in Sunnyvale, California -
CPU Memory Subsystem Verification Engineer
Apple in Santa Clara, California -
SOC Verification Engineer
Apple in San Diego, California -
Emulation Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
ASIC Design Verification Engineer, Silicon
Google in Mountain View, California -
Graphics Design Verification Engineer
Apple in Santa Clara, California -
CPU Processor Performance Verification Engineer
Apple in Santa Clara, California -
Wireless MAC Design Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
ASIC Design Verification Engineer, Project Kuiper
Amazon in San Diego, California💸 $129800 per year -
CPU Design Verification Engineer
Apple in Santa Clara, California -
Wireless SoC Design Verification Engineer
Apple in Santa Clara Valley (Cupertino), California