Wireless Design Verification Engineer
Sunnyvale, California
Summary
Apple's growing wireless silicon development team is developing the next generation of wireless silicon! In this role, you'll be responsible for ASIC pre-silicon verification of extremely complex high throughput communication systems. You will develop leading-edge testbenches, enhance advanced methodologies, develop verification plans, debug functional tests, and utilize coverage analytics. You will be in the center of the organization impacting and influencing many cross-functional teams
Key Qualifications
- Knowledge of ASIC verification simulation and testbench development flows with SystemVerilog and UVM
- Experience with constrained random testing, coverage closure, and RTL / gate simulations
- Experience with scripting in languages such as Python, Perl, Bash or similar
- Experience with communication / networking chips is a plus
- Phenomenal teammate with excellent communication skills and the desire to seek diverse challenges
Description
This role will provide the opportunity to develop testbenches and create directed / constrained random tests, simulate, and debug. There will be regression triaging, along with analyzing coverage, improve flows and run RTL and gate-level functional simulations. You'll also work closely with the design teams to review specifications and architecture, extract features, define verification plan & coverage model.
Apple's growing wireless silicon development team is developing the next generation of wireless silicon! In this role, you'll be responsible for ASIC pre-silicon verification of extremely complex high throughput communication systems. You will develop leading-edge testbenches, enhance advanced methodologies, develop verification plans, debug functional tests, and utilize coverage analytics. You will be in the center of the organization impacting and influencing many cross-functional teams
Key Qualifications
- Knowledge of ASIC verification simulation and testbench development flows with SystemVerilog and UVM
- Experience with constrained random testing, coverage closure, and RTL / gate simulations
- Experience with scripting in languages such as Python, Perl, Bash or similar
- Experience with communication / networking chips is a plus
- Phenomenal teammate with excellent communication skills and the desire to seek diverse challenges
Description
This role will provide the opportunity to develop testbenches and create directed / constrained random tests, simulate, and debug. There will be regression triaging, along with analyzing coverage, improve flows and run RTL and gate-level functional simulations. You'll also work closely with the design teams to review specifications and architecture, extract features, define verification plan & coverage model.
Created: 2024-09-27
Reference: 200481859
Country: United States
State: California
City: Sunnyvale
ZIP: 95002
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
CPU DFT Verification Engineer
Apple in Santa Clara, California -
Design Verification Engineer
Apple in San Diego, California -
Principal Design Verification Engineer
Microsoft in Mountain View, California💸 $133600 per year -
Wireless SoC Design Verification Engineer
Apple in Sunnyvale, California -
Design Verification Engineer
Apple in San Diego, California -
Mixed-Signal Verification Engineer
Apple in San Diego, California -
Wireless Design Verification Engineer
Apple in Sunnyvale, California -
CPU Memory Subsystem Verification Engineer
Apple in Santa Clara, California -
ASIC Design Verification Engineer, Project Kuiper
Amazon in San Diego, California💸 $129800 per year -
SOC Verification Engineer
Apple in San Diego, California -
Wireless Design Verification Engineer
Apple in San Diego, California -
Emulation Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
Design Verification Engineer
Apple in San Diego, California -
Hardware Engineer - Design and Verification
Experis in San Jose, California -
ASIC Design Verification Engineer, Silicon
Google in Mountain View, California -
Design Verification Engineer
Apple in Cupertino, California -
Graphics Design Verification Engineer
Apple in Santa Clara, California -
Wireless MAC Design Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
ASIC Design Verification Engineer, Project Kuiper
Amazon in San Diego, California💸 $129800 per year -
CPU Design Verification Engineer
Apple in Santa Clara, California