Wireless Design Verification Engineer
San Diego, California
Summary
Would you like to join Apple's growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering.
As a Wireless Design Verification Engineer, you will be responsible for pre-silicon RTL verification of communication subsystem including MAC, PHY, and interfaces. With deep understanding of communication systems and protocols, you will interact with DV methodologists, designers and communication systems engineers to develop reusable testbench and verification environment deploying the latest methodology with metric driven verification.
Key Qualifications
BS and 3+ years of relevant industry experience.
Wireless/Wired communication block/system verification experience.
Advanced knowledge of SystemVerilog and DV methodology.
Solid verification skills in problem solving, constrained random testing, and debugging.
Verification experience of one or more of the following: MAC, PHY, DMA, timer, AMBA bus and fabric, encryption/decryption engine.
Knowledge of wireless protocols such as Bluetooth, WLAN, or Zigbee a plus.
Experience with SystemVerilog Assertion (SVA) a plus.
Should be a great teammate with excellent communication skills and the desire to take on diverse challenges.
Description
- Understand details of microarchitecture and build verification plan from specification, review and refine to achieve coverage targets.
- Build block / subsystem / chip level testbench using best in class DV methodology.
- Architect testbench with maximum reusability in mind, and create UVM libraries.
- Generate directed and constrained random tests.
- Debug failures, manage bug tracking, and close coverage.
- Create and analyze block/subsystem level coverage model, and add test cases to increase coverage.
- Work closely with team members to improve methodology, and flow.
Education & Experience
BS and 3+ years of relevant industry experience
Additional Requirements
Would you like to join Apple's growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering.
As a Wireless Design Verification Engineer, you will be responsible for pre-silicon RTL verification of communication subsystem including MAC, PHY, and interfaces. With deep understanding of communication systems and protocols, you will interact with DV methodologists, designers and communication systems engineers to develop reusable testbench and verification environment deploying the latest methodology with metric driven verification.
Key Qualifications
BS and 3+ years of relevant industry experience.
Wireless/Wired communication block/system verification experience.
Advanced knowledge of SystemVerilog and DV methodology.
Solid verification skills in problem solving, constrained random testing, and debugging.
Verification experience of one or more of the following: MAC, PHY, DMA, timer, AMBA bus and fabric, encryption/decryption engine.
Knowledge of wireless protocols such as Bluetooth, WLAN, or Zigbee a plus.
Experience with SystemVerilog Assertion (SVA) a plus.
Should be a great teammate with excellent communication skills and the desire to take on diverse challenges.
Description
- Understand details of microarchitecture and build verification plan from specification, review and refine to achieve coverage targets.
- Build block / subsystem / chip level testbench using best in class DV methodology.
- Architect testbench with maximum reusability in mind, and create UVM libraries.
- Generate directed and constrained random tests.
- Debug failures, manage bug tracking, and close coverage.
- Create and analyze block/subsystem level coverage model, and add test cases to increase coverage.
- Work closely with team members to improve methodology, and flow.
Education & Experience
BS and 3+ years of relevant industry experience
Additional Requirements
- Apple is an equal opportunity employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
Created: 2024-09-27
Reference: 200532684
Country: United States
State: California
City: San Diego
ZIP: 92109
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Sr. PHY Design Verification Engineer
Apple in Sunnyvale, California -
CPU DFT Verification Engineer
Apple in Santa Clara, California -
Design Verification Engineer
Apple in Cupertino, California -
Principal Design Verification Engineer
Microsoft in Mountain View, California💸 $133600 per year -
Wireless SoC Design Verification Engineer
Apple in Sunnyvale, California -
Design Verification Engineer
Apple in San Diego, California -
ASIC Design Verification Engineer, Project Kuiper
Amazon in San Diego, California💸 $129800 per year -
Processor Power Management Verification Engineer
Apple in Santa Clara, California -
Wireless Design Verification Engineer
Apple in Sunnyvale, California -
Wireless Design Verification Engineer
Apple in Sunnyvale, California -
CPU Memory Subsystem Verification Engineer
Apple in Santa Clara, California -
SOC Verification Engineer
Apple in San Diego, California -
Emulation Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
ASIC Design Verification Engineer, Silicon
Google in Mountain View, California -
Graphics Design Verification Engineer
Apple in Santa Clara, California -
CPU Processor Performance Verification Engineer
Apple in Santa Clara, California -
Wireless MAC Design Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
ASIC Design Verification Engineer, Project Kuiper
Amazon in San Diego, California💸 $129800 per year -
CPU Design Verification Engineer
Apple in Santa Clara, California -
Wireless SoC Design Verification Engineer
Apple in Santa Clara Valley (Cupertino), California