Wireless Design Verification Engineer
Sunnyvale, California
Summary
Imagine what you could do here at Apple! New ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Do you love working on challenges that no one has solved yet? Bring passion and dedication to your career, and there's no telling what you could accomplish.
Our growing wireless silicon development team is pioneering the next generation of wireless silicon! In this role you, will be responsible for ASIC pre-silicon verification of extremely complex high throughput communication PHY and Radio sub-systems. You will develop innovative testbenches, enhance sophisticated methodologies, develop verification plans, debug functional tests, and apply coverage analytics. You will be in the center of the organization impacting and influencing many cross-functional teams.
Key Qualifications
Significant experience verifying complex IP with a track record of robust ASICs
Experience verifying Wireless or Digital Signal Processing (DSP) systems is significantly valued. Exposure to digital-radio and PLL controllers is a plus
Advanced knowledge of ASIC verification flows with SystemVerilog and UVM
Experience developing testbenches from scratch, bringing up designs in simulation
Skills with constrained random testing, coverage closure, and RTL simulations
Proficient in a scripting language such as Python, Perl, Bash or similar
Phenomenal teammate with excellent communication skills and the desire to seek diverse challenges
Knowledge of a wireless protocol valued, e.g. Wi-Fi / IEEE 802.11, Bluetooth or LTE
Description
This role will empower you to lead critical block or sub-system verification of PHY and/or Radio Controller (digital), and architect and develop testbenches and environments. You will create, simulate and debug test scenarios, and lead regressions and issue tracking. There will be collaboration with design and systems engineering teams to review specifications and architecture, extract features, and define verification plans. You'll drive coverage analysis and closure, and collaborate with / support digital + mixed-signal co-simulations using SystemVerilog analog behavioral models.
Education & Experience
BS + 10 years of relevant experience required.
Imagine what you could do here at Apple! New ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Do you love working on challenges that no one has solved yet? Bring passion and dedication to your career, and there's no telling what you could accomplish.
Our growing wireless silicon development team is pioneering the next generation of wireless silicon! In this role you, will be responsible for ASIC pre-silicon verification of extremely complex high throughput communication PHY and Radio sub-systems. You will develop innovative testbenches, enhance sophisticated methodologies, develop verification plans, debug functional tests, and apply coverage analytics. You will be in the center of the organization impacting and influencing many cross-functional teams.
Key Qualifications
Significant experience verifying complex IP with a track record of robust ASICs
Experience verifying Wireless or Digital Signal Processing (DSP) systems is significantly valued. Exposure to digital-radio and PLL controllers is a plus
Advanced knowledge of ASIC verification flows with SystemVerilog and UVM
Experience developing testbenches from scratch, bringing up designs in simulation
Skills with constrained random testing, coverage closure, and RTL simulations
Proficient in a scripting language such as Python, Perl, Bash or similar
Phenomenal teammate with excellent communication skills and the desire to seek diverse challenges
Knowledge of a wireless protocol valued, e.g. Wi-Fi / IEEE 802.11, Bluetooth or LTE
Description
This role will empower you to lead critical block or sub-system verification of PHY and/or Radio Controller (digital), and architect and develop testbenches and environments. You will create, simulate and debug test scenarios, and lead regressions and issue tracking. There will be collaboration with design and systems engineering teams to review specifications and architecture, extract features, and define verification plans. You'll drive coverage analysis and closure, and collaborate with / support digital + mixed-signal co-simulations using SystemVerilog analog behavioral models.
Education & Experience
BS + 10 years of relevant experience required.
Created: 2024-09-09
Reference: 200471390
Country: United States
State: California
City: Sunnyvale
ZIP: 95002
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Sr. PHY Design Verification Engineer
Apple in Sunnyvale, California -
CPU DFT Verification Engineer
Apple in Santa Clara, California -
Design Verification Engineer
Apple in Cupertino, California -
Principal Design Verification Engineer
Microsoft in Mountain View, California💸 $133600 per year -
Wireless SoC Design Verification Engineer
Apple in Sunnyvale, California -
Design Verification Engineer
Apple in San Diego, California -
ASIC Design Verification Engineer, Project Kuiper
Amazon in San Diego, California💸 $129800 per year -
Processor Power Management Verification Engineer
Apple in Santa Clara, California -
Wireless Design Verification Engineer
Apple in Sunnyvale, California -
Wireless Design Verification Engineer
Apple in Sunnyvale, California -
CPU Memory Subsystem Verification Engineer
Apple in Santa Clara, California -
SOC Verification Engineer
Apple in San Diego, California -
Emulation Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
ASIC Design Verification Engineer, Silicon
Google in Mountain View, California -
Graphics Design Verification Engineer
Apple in Santa Clara, California -
CPU Processor Performance Verification Engineer
Apple in Santa Clara, California -
Wireless MAC Design Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
ASIC Design Verification Engineer, Project Kuiper
Amazon in San Diego, California💸 $129800 per year -
CPU Design Verification Engineer
Apple in Santa Clara, California -
Wireless SoC Design Verification Engineer
Apple in Santa Clara Valley (Cupertino), California