ASIC Design Engineer - Memory Cache Controller
Santa Clara, California
Summary
Apple is building the world's fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with varying but simultaneous needs such as real-time, low latency, and high-bandwidth.
In this role, you will work on crafting special purpose cache and controller which is part and parcel of the SOC memory hierarchy
Key Qualifications
Development of memory systems.
Experience in RTL/micro-architecture definition.
Experience in PPA (performance/power/area) analysis.
Knowledge of dedication coherent memory system or interconnect architectures.
Strong cache design background including good understanding of different memory organizations and tradeoffs.
Knowledge of dedication memory subsystem and dram controller.
Hands on Experience with multi-processor cache coherence protocols
Description
Participate in Cache micro architecture development from specifications found from architecture guideline and model analysis.
Explore architecture trade-offs in system performance, area, and power consumption along with the performance analysis team.
Develop/debug RTL design of different sections of the cache.
Work with physical design team to close timing of the same.
Education & Experience
Bachelors Degree + 3 Years of Experience.
Apple is building the world's fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with varying but simultaneous needs such as real-time, low latency, and high-bandwidth.
In this role, you will work on crafting special purpose cache and controller which is part and parcel of the SOC memory hierarchy
Key Qualifications
Development of memory systems.
Experience in RTL/micro-architecture definition.
Experience in PPA (performance/power/area) analysis.
Knowledge of dedication coherent memory system or interconnect architectures.
Strong cache design background including good understanding of different memory organizations and tradeoffs.
Knowledge of dedication memory subsystem and dram controller.
Hands on Experience with multi-processor cache coherence protocols
Description
Participate in Cache micro architecture development from specifications found from architecture guideline and model analysis.
Explore architecture trade-offs in system performance, area, and power consumption along with the performance analysis team.
Develop/debug RTL design of different sections of the cache.
Work with physical design team to close timing of the same.
Education & Experience
Bachelors Degree + 3 Years of Experience.
Created: 2024-09-05
Reference: 200489226
Country: United States
State: California
City: Santa Clara
ZIP: 95054
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Senior RFIC Design Validation Test Engineer
Apple in San Diego, California -
CPU Design Timing Engineer
Apple in Santa Clara, California -
Solar Array Design Engineer
Redwire Space in Goleta, California💸 $122000 - $183000 per year -
Design Verification Engineer, Hardware Compute Group
Amazon in Sunnyvale, California💸 $129800 per year -
ASIC Design and Integration Engineer
Apple in Santa Clara Valley (Cupertino), California -
Design Integration Engineer
Apple in Irvine, California -
Advanced Package Design Engineer
Apple in San Diego, California -
Senior Engineer, Product Design- Hybrid
ICU Medical in San Clemente, California -
Electrical Engineer (RF, HW/SW Design)
DCS Corporation in Point Mugu, California💸 $113588 - $150000 per year -
Product Design Engineer - Soft Goods
Apple in Cupertino, California -
ASIC Digital Design Engineer Lead
Apple in San Diego, California -
Sr. PHY Design Verification Engineer
Apple in Sunnyvale, California -
R&T Design Engineer 2
Safran in Huntington Beach, California💸 $66560 - $103790 per year -
PLL Design Engineer
Apple in Santa Clara Valley (Cupertino), California -
ASIC Design Engineer, Hardware Compute Group
Amazon in Sunnyvale, California💸 $115400 per year -
Sr. Mechanical Design Engineer, Automated Test Equipment, Tesla Bot
Tesla Motors in Palo Alto, California💸 $80000 - $300000 per year -
Internship, Mechanical Design Engineer, Vehicle Hardware (Winter/Spring 2025)
Tesla Motors in Palo Alto, California -
IC Package Design Engineer
Apple in San Diego, California -
CPU Physical Design Methodology and Optimization Engineer
Apple in Santa Clara, California -
Design Engineer II
Senior Plc in Burbank, California