Wireless Design Verification Engineer
Santa Clara Valley (Cupertino), California
Summary
Apple's growing wireless silicon development team is developing the next generation of wireless silicon! In this role, you'll be responsible for ASIC pre-silicon verification of extremely complex high throughput communication systems. You will develop leading-edge testbenches, enhance advanced methodologies, develop verification plans, debug functional tests, and utilize coverage analytics. You will be in the center of the organization impacting and influencing many cross-functional teams.
Key Qualifications
- Knowledge of ASIC verification simulation and testbench development flows with SystemVerilog and UVM
- Experience with constrained random testing, coverage closure, and RTL / gate simulations
- Experience with scripting in languages such as Python, Perl, Bash or similar
- Experience with communication / networking chips is a plus
- Phenomenal teammate with excellent communication skills and the desire to seek diverse challenges
Description
This role will provide the opportunity to develop testbenches and create directed / constrained random tests, simulate, and debug. There will be regression triaging, along with analyzing coverage, improve flows and run RTL and gate-level functional simulations. You'll also work closely with the design teams to review specifications and architecture, extract features, define verification plan & coverage model.
Education & Experience
Bachelors plus 3 years of relevant experience required.
Apple's growing wireless silicon development team is developing the next generation of wireless silicon! In this role, you'll be responsible for ASIC pre-silicon verification of extremely complex high throughput communication systems. You will develop leading-edge testbenches, enhance advanced methodologies, develop verification plans, debug functional tests, and utilize coverage analytics. You will be in the center of the organization impacting and influencing many cross-functional teams.
Key Qualifications
- Knowledge of ASIC verification simulation and testbench development flows with SystemVerilog and UVM
- Experience with constrained random testing, coverage closure, and RTL / gate simulations
- Experience with scripting in languages such as Python, Perl, Bash or similar
- Experience with communication / networking chips is a plus
- Phenomenal teammate with excellent communication skills and the desire to seek diverse challenges
Description
This role will provide the opportunity to develop testbenches and create directed / constrained random tests, simulate, and debug. There will be regression triaging, along with analyzing coverage, improve flows and run RTL and gate-level functional simulations. You'll also work closely with the design teams to review specifications and architecture, extract features, define verification plan & coverage model.
Education & Experience
Bachelors plus 3 years of relevant experience required.
Created: 2024-05-14
Reference: 200481859
Country: United States
State: California
City: Santa Clara Valley (Cupertino)
About Apple
Founded in: 1976
Number of Employees: 154000
Website: https://www.apple.com/
Career site: https://www.apple.com/careers/us/
Wikipedia: https://en.wikipedia.org/wiki/Apple_Inc.
Instagram: https://www.instagram.com/apple/
LinkedIn: https://www.linkedin.com/company/apple
Similar jobs:
-
Design Verification Engineer, Hardware Compute Group
Amazon in Sunnyvale, California💸 $115400 per year -
Silicon Verification Engineer 5
WinMax Systems Corporation in Mountain View, California💸 $85 - $90 per hour -
Cellular 4G/5G Firmware Power Verification Engineer
Apple in Sunnyvale, California -
Sr. PHY Design Verification Engineer
Apple in Sunnyvale, California -
Design Verification Engineer, Silicon Engineering (University Grad)
Meta in Sunnyvale, California -
CPU DFT Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
Design Verification Engineer
Apple in San Diego, California -
Cellular 4G/5G Firmware Power Verification Engineer
Apple in San Diego, California -
ASIC Verification Engineer
Cisco Systems Inc in San Jose, California -
Wireless SoC Design Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
Senior Systems Verification Engineer
Johnson & Johnson in Santa Clara, California -
Design Verification Engineer
Apple in San Diego, California -
ASIC Engineer, Design Verification
Maxonic, Inc. in Sunnyvale, California -
Processor Power Management Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
Mixed-Signal Verification Engineer
Apple in San Diego, California -
CPU Processor Emulation and FPGA Verification Engineer
Apple in Santa Clara Valley (Cupertino), California -
Wireless Design Verification Engineer
Apple in Sunnyvale, California -
Formal Verification Engineer
Apple in Cupertino, California -
PHY Design Verification Engineer
Apple in Sunnyvale, California -
SOC Verification Engineer
Apple in San Diego, California